Abstract
Introduction
The higher drain bias requirement for Channel Hot Carrier (CHE) programming is an obstacle in scaling flash devices to smaller dimensions and higher densities. To address this issue, CHannel Initiated Secondary ELectron Injection (CHISEL) has been recently shown to be an efficient alternative flash programming mechanism [1, 2, 3] . CHISEL provides the promise for fast and low power non-volatile memories. As a result the need arises to study the long-term reliability issues associated with the above mechanism.
In this work, we studied the reliability issues of n channel MOSFETs operating under different substrate biases and for identical normalized gate current. Hotcarrier stress, transfer I-V and charge pumping measurements were performed on n-LDD MOSFETs having 0.35µm gate length and 90Å oxide thickness. The drain current degradation and interface state generation after stress have been studied as functions of varying normalized gate current and stress times.
Experiments and Results
To study the programming mechanism in the floating gate devices, the gate current (I G ) under different bias conditions must be measured. For this purpose we make use of floating gate (FG) technique [4, 5] to greatly improve the I G measurement sensitivity over conventional direct measurements. The working principle of this technique is shown in the figure 1. With increase in negative V B , the number of hot electrons having energy greater than the oxide barrier (3.1 eV) increases due to secondary energy gain mechanisms [1] . These hot electrons spread out into the channel and thereby enhance I G for the entire range of V G . Figure 3 shows the variation of normalized gate current I GR (I G /I S ) with normalized substrate current I BR (I B /I S ) for V GS -V DS = -1V for different values of V BS . From this figure one can observe that, for a given value of I BR (equivalent channel heating), I GR increases exponentially as V BS is made more negative. Also less drain and gate bias is required to achieve same I GR for higher negative V BS as shown in table 1.
To study the reliability issues, stress experiments have been carried out in both CHISEL (V B <0) and CHE (V B =0) regime. After each stress, charge pumping (CP) is performed using a fixed base and varying top level trapezoidal gate pulse having a frequency of 1MHz and rise, fall time of 250ns [6] . The substrate was shorted to ground. The CP current was measured at the source and drain. Figure 4 shows the time evolution of the post stress incremental CP current (I CP -I CP,0 ) and the normalized transconductance degradation (∆G m /G m,0 ) under different substrate biases. It can be clearly seen that, the degradation increases with increase in negative substrate bias with same gate and drain bias, due to increase in number of hot carriers in the channel [1] . Figure 5 shows I CP -I CP0 and -∆G m /G m,0 for different substrate bias under identical normalized gate current (same programming time). Figure 6 shows I CP -I CP0 for various normalized gate currents with different substrate bias. From these two figures it can be clearly observed that the degradation is lower in the case of higher substrate bias. This is mainly due to a decrease in the drain bias required to achieve identical I G under negative substrate biases. 
Conclusion
Extensive stress and charge pumping experiments are carried out to study the reliability issues in CHISEL regime. The correlation between gate and substrate currents is studied for various substrate biases. It is observed that, for the same normalized gate current, the degradation is reduced for increasing substrate bias, which is helpful for realizing faster and low power non-volatile memories.
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